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Abstract – A Cascaded NPC/H-Bridge inverter is introduced as an interface in photovoltaic (PV) 
– Grid application. The Multilevel inverter has many advantages such as better utilization of 
switching devices, lower switching frequency at semiconductor, reduced harmonic content. In this 
paper a novel nine-level inverter is constructed from two cascaded three-level NPC/H-Bridge 
inverter. Compared to the classic strait forward nine level inverter, this proposed inverter requires 
less DC sources. This paper proposes a modified Phase Shifted PWM technique based on 
decomposition of the whole system into a series of four positive and negative 3-level legs. A 
harmonic analysis of the proposed control is carried out using double Fourier principle. 
Computer simulation is performed to verify the accuracy of the model and performance of the 
proposed model. 
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NOMENCLATURE 
 
a, b   Two NPC/H-Bridge inverter legs 
C    Output filter capacitance 
Ci    DC- link capacitance for each NPC/H-Bridge 
    inverter (C1 =C2)  
Ei DC- bus voltage of the ith NPC/H- Bridge 
inverter  
fc    Carrier wave frequency 
fm    Modulating wave frequency 
h    Harmonic order 
Jn    nth order Bessel function of the first kind 
Lf1   Inverter filter inductance 
Lf2   Grid filter inductance 
ma   Amplitude modulation index 
mf    Frequency Modulation index 
N    Number of voltage levels 
Rf1   Inverter filter leakage resistance 
Rf2   Grid filter leakage resistance 
s Number of series connected NPC/H-Bridge 
inverter 
Vdci   Upper and lower DC link bus voltage for each 
  NPC/H-Bridge inverter (Vdc1 = Vdc2) 
Vg    Grid voltage  
x    State vector 
ωc   Carrier angular frequency 
ωo   Fundamental angular frequency 
I. Introduction 
 
The output voltage and current of renewable energy 
sources such as Photo Voltaic (PV) systems are not 
controlled. Consequently PV- Grid interface system is 
usually employed to condition the output voltage and 
current injected into the grid.  
Several topologies and control strategies have been 
proposed for grid interface applications. The commonly 
used topologies are the high- frequency and line 
frequency voltage source grid interface system. These 
topologies employ transformers which come with 
undesirable features such as increase in cost, size and 
weight of the whole inverter, also efficiency and 
reliability of the system is reduced. One of the used 
control technique is hysteresis- band current controller 
[1], [2]. The hysteresis- band current controller has an 
advantage of fast dynamic response and inherent peak 
current control limiting capabilities. However it 
generates random uneven switching patterns which 
stresses power switching devices and produce undefined 
frequency spectrum of the inverter output voltages [3]. 
To overcome the above problems, the paper proposes 
a transformerless cascaded NPC/H-bridge inverter made 
of two cells for realizing nine level output voltage. A 
cascade multilevel inverter is a special kind of 
multilevel inverter built to synthesize a desired AC 
voltage from several levels of DC voltages [4]. Such 
inverters have been the subject of research in the last 
several years, where the DC levels were considered to 
be identical in that all of them were batteries, solar cells, 
ultra capacitors, etc.  
Past research on cascaded multilevel inverter has put 
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more emphasize on single phase H- Bridge inverter 
where each inverter level generate three different 
voltage outputs, +Vdc, 0, and –Vdc
 
by connecting the dc 
source to the ac output using different combinations of 
the four switches of the bridge [5]. The research has also 
concentrated on realizing a five level NPC/H-Bridge 
inverter without cascading the bridge [6]; this fails to 
address the principle of realizing a general cascaded n- 
level NPC/H-Bridge. If a higher quality output voltage 
is required while maintaining low switching frequency, 
one of the viable methods is to increase the number of 
inverter voltage levels. For NPC inverter voltage can 
only be increased up to five levels beyond which DC 
voltage balancing becomes impossible. For single Phase 
H-Bridge inverter an increase in the number levels leads 
to increase in the number of separate DC sources, thus 
by  combining the NPC and H- bridge topologies, a five 
Level NPC/H-Bridge with reduced number of separate 
DC sources and a controlled DC voltage for NPC 
inverter is achieved [7]. A simplified model of the 
cascaded multilevel inverter based STATCOM have 
been developed in abc and dq coordinate [8], however 
there is no information on how one can realize a model 
for this important hybrid model. 
It is on this basis that this paper investigates a 
modeling and analysis strategy for an NPC/H-bridge 
inverter for PV-Grid application. The paper proposes a 
novel phase shifting carrier PWM techniques that results 
in harmonic suppression.  
II. Main System Configuration 
Fig. 1 gives an overview of the proposed system and 
its control. The system consist of two PV arrays of same 
current and voltage ratings, the nine level cascaded 
NPC/H-bridge inverter, the grid and the LCL filter with 
double purpose of smoothing the output voltage but also 
to mitigate the spikes coming from grid. The system 
requires high DC bus voltage since the transformer is 
avoided and the sum of two DC bus voltages E1 + E2 
need to always exceed grid voltage amplitude. The 
building block of the proposed topology consists of two 
identical NPC cascaded cells. 
The inverter phase voltage van is the sum of the two 
cascaded cells v01 and v02: 
 
01 02anv v v                                          (1) 
 
The voltage v01 consist of two legs each of which 
gives five different voltage levels +2Vdc, +Vdc,  0, -Vdc 
and –2Vdc; same applies to v02.  
This implies that by cascading two NPC/H-Bridge 
inverters (v01 and v02) and properly phase shifting the 
modulating wave and carriers, a nine- level PWM output 
is achieved. The number of output voltage levels (N) is 
given by: 
 
4 1N s                                          (2) 
 
 The proposed topology is made up of four three level 
legs and each leg has four active switches and four 
freewheeling diodes. 
 
  
 
 
 
 
 
 
 
 
Fig. 1 Grid connected photovoltaic system with a nine level cascaded 
NPC/H-bridge inverter.  
III. Principle of Operation 
An improved strategy for realizing the nine level 
output is proposed in this paper. 
III.1. Principle of Phase Shifting PWM Technique  
The concept of the proposed model in this paper uses 
the principle of decomposition where each leg is treated 
independently and gives a three level output [9]. 
Positive and negative legs are connected together back 
to back and they share the same voltage source E as 
shown in Fig. 1. Phase disposition modulation is used 
for achieving three level output [10]. To achieve a five 
level PWM output two triangular carriers vcr1 and vcr2 in 
phase but vertically disposed and modulating wave 
phase shifted by π are used. Finally a nine- level PWM 
output is achieved by using the same two carriers but 
phase shifted by π/4 and modulating wave phase shifted 
by π as shown in Fig. 2. To get a nine level inverter, a 
second cell with the same topology is connected in 
series with the first. The control of the second cell is 
done using the same technique with another two carriers 
which are further shifted by π/4. 
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Fig. 2 Sampling technique for a nine- level cascaded NPC/H-bridge 
inverter 
 
The main advantage of this Phase Shifted PWM 
Technique is the reduced switching as compared to 
multicarrier PWM approach.  For an N-level cascaded 
NPC/H-bridge PWM inverter using this technique, the 
switching frequency is 4N times less to achieve the same 
spectrum as multicarrier approach. 
Further analysis is going to show the comparison 
between the spectrum of the proposed inverter and the 
spectrum for a nine level output for multicarrier PWM 
approach for the same NPC/H-Bridge model using the 
same device switching frequency [11]. It is shown that 
its dominant harmonics are distributed at a lower 
frequency as compared to that of proposed phase shifted 
PWM. Thus the remaining harmonic components of the 
proposed model are much easier to be filtered.  
The number of switching transitions for each 
transistor is 4N-1 lower than the transitions in the output 
voltage. This has an advantage of reducing the switching 
losses, which is an important feature in high power 
application.  
From another point of view, the multicarrier PWM 
approach requires 8 carriers to achieve nine level output, 
but the proposed control strategy requires only one 
carrier phase shifted by (s-1)π/4 where s is the number 
of series connected NPC/H-Bridge inverter.
 
III.2. Principle of Operation  
Most of the past research on modeling of cascaded 
multilevel inverter has concentrated on realizing a 
switching model of conventional H- bridge inverter 
without giving a guideline on how one can get operating 
modes of cascaded NPC/H-bridge inverter and hence 
obtain a valid model for the topology. This section 
analyses eight valid operating modes of one cell of the 
proposed topology. 
The following assumptions are made in the modeling 
and analysis process: 
 All components (power switches and capacitors) are 
ideal. 
 Switches being ideal, dead times are zero. 
 The DC- link capacitors Vdc1, Vdc2, Vdc3 and Vdc4 
have the same capacitance. 
 PV cells supplies constant and equal voltages to the 
four DC link capacitors. 
 The reference phase voltage is assumed to be a 
constant value during one switching period. 
 Modeling of the PV cells to obtain maximum power 
point tracking is not within the scope of this paper. 
Figure 3 shows the operation modes for one NPC/H-
bridge cell from the 9-level inverter. 
In mode 1 the power switches S11 & S12 and S23 & S24 
are turned on to supply voltage at the output of first 
NPC/H-bridge cell that is equal to V01= Vdc1+ Vdc2. The 
capacitors C1 and C2 are discharged as they supply 
power to the utility as shown in figure 2 (a). The modes 
2 to 8 are as shown in figures 2 (b) to 2 (h) respectively.  
In mode 2 the output voltage is V01= Vdc2, in mode 3: 
V01= -(Vdc1+ Vdc2), in mode 4: V01= -Vdc2, in mode 5: 
V01= Vdc1, in mode 6: V01= -Vd1,  in mode 7:  V01= 0 and 
in mode 8:  V01= 0. 
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Fig. 3 Operating modes of one cell of NPC/H-Bridge inverter 
III.3. State Space Estimation 
Based on the analysis of the operation model, the state 
variable equation for the proposed inverter can be 
estimated. 
To prevent the top and bottom power switched in 
each inverter leg from conducting at the same time, the 
constraints of power switches can be expressed as: 
  
1
1 3
1
2 4
S S
i i
and
S S
i i
  


 

                                        (3) 
 
where i = 1, 2. 
 
Let T1 = S11 & S12, T2  = S13 & S13, T3 = S21 & S22 and   
T4 = S23 & S24. The four valid expressions are given by: 
  




Otherwise
ONareSSbothIf
T
0
&1 1211
1
                     (4) 
 




Otherwise
ONareSSbothIf
T
0
&1 1413
2
                  (5)  
 




Otherwise
ONareSSbothIf
T
0
&1 2221
3
                  (6) 
 




Otherwise
ONareSSbothIf
T
0
&1 2423
4
                  (7) 
 
The equivalent switching function in each NPC – leg 
is given by: 
 
1
12
1
1 if 1
0 if 1
1 if 1
T
K S
a
T


 
 
                         (8) 
 
3
22
4
1 if 1
0 if 1
1 if 1
T
K S
a
T


 
 
                         (9) 
  
Using equation (3 – 7), a switching state and 
corresponding voltage output of one cell (five-level 
inverter) can be generated as shown in Table I. 
 
TABLE I 
SWITCHING STATES AND CORRESPONDING VOLTAGE  
FOR ONE CELL OF NPC/H- BRIDGE INVERTER 
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(h)  Mode 8 
  
 
Mode Ka Kb T1 T2 S12 T3 T4 S21 V01 V02 Va 
1 1 -1 1 0 1 0 1 0 Vdc1 -Vdc2 Vdc1+Vdc2 
2 0 -1 0 0 1 0 1 0 0 -Vdc2 Vdc2 
3 -1 0 0 1 0 0 0 1 0 Vdc2 -Vdc2 
4 1 0 1 0 1 0 0 1 Vdc1 0 Vdc1 
5 0 1 0 0 1 1 0 1 -Vdc1 0 -Vdc1 
6 1 1 1 0 1 1 0 1 Vdc1 Vdc1 0 
7 -1 -1 0 1 1 0 1 1 Vdc2 Vdc2 0 
8 -1 1 0 1 0 1 0 1 Vdc2 Vdc1 -Vdc1-Vdc2 
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From Table I, the voltage V01 generated by the 
inverter can be expressed as: 
 
01 a bV V V                                          (10) 
 
   1 22 1 1a a a dc a a dcV K K V K K V          (11)                   
  
   1 22 1 1b b b dc b b dcV K K V K K V           (12)      
 
Substituting equations (11) and (12) in (10), the state 
space equation for a five level cell is: 
 
  
  
1 2
01 2 2
1 2
/ 2
/ 2
a b dc dc
a b dc dc
K K V V
V
K K V V
   

 
 
       (13)      
 
For the compound nine level inverter let’s assume that 
Vdc1 = Vdc2 = Vdc3 = Vdc4 = Vdc, the switching states are 
as shown in Table II.  
For a nine level cascaded NPC/h-bridge inverter, 
there are 22 valid switching states though tow of the 
switching states are short circuits and thus cannot 
compensate the DC capacitor as current do not pass 
through either of the four DC- link capacitors. 
 
TABLE II  
SWITCHING SCHEME FOR ONE PHASE LEG OF A NINE LEVEL 
CASCADED NPC/H- BRIDGE INVERTER 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
IV. Mathematical Analysis  
 
Further, mathematic modeling of one cell and 
harmonic content of the output voltage are going to be 
presented. 
IV.1. Mathematic Modeling 
Equations (14) to (21) illustrate converter state 
equations for operating modes of one (five level) cell.  
 
1 1 . 1 2
2 2
.
1 1 2
1 .
2 1 2
2 .
inv
f f inv dc dc cm
grid
f cm grid f grid
cm
inv grid
dc dc dc
inv
dc dc dc
inv
di
L R i V V V
dt
di
L V i R V
dt
dV
C i i
dt
dV V V
C i
dt R R
dV V V
C i
dt R R

     


   


  


   


   

       (14)      
 
Equation (14) can be written in the format of: 
 
BAxxZ                                          (15) 
 
Capacitor current, inverter current and utility line 
current and DC- Link capacitors are taken as state 
variables: 
 
1 2
T
inv grid cm dc dcx i i V V V                                        (16) 
1
2
1
2
0 0 0 0
0 1 0 0
00 0 0
00 0 0
0 0 0 0
f
f
L
L
Z C
C
C
 
 
 
 
 
 
 
 
                         (17) 
0 0 0 0
T
gridB V                                            (18) 
 
Matrix A depends on each operating mode as such: 
 
 For V01 = +Vdc2 
 
1
2
1
11
11
0 1 0 1
0 1 0 0
01 1 0 0
0 0 0
1 0 0
f
f
R
R
A
RR
RR


  
 
 
 
 
 
 
  
                         (19) 
 
 For V01 = - Vdc2 
 
5 1
TA A                                         (20) 
 
 For V01 = +Vdc1 
 
  
 
S11 
 
S12 
 
S21 
 
S22 
 
S31 
 
S32 
 
S41 
 
S42 
V
V
01
dc
 
V
V
02
dc
 
V
V
an
dc
 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 1 0 0 0 0 -1 0 -1 
0 0 0 1 0 0 0 1 -1 -1 -2 
0 0 0 1 0 0 1 1 -1 -2 -3 
0 0 0 1 0 1 0 0 -1 1 0 
0 0 0 1 1 1 0 0 -1 2 1 
0 0 1 1 0 0 0 0 -2 0 -2 
0 0 1 1 0 0 0 0 -2 -1 -3 
0 0 1 1 0 0 1 0 -2 -2 -4 
0 0 1 1 0 1 0 0 -2 1 -1 
0 0 1 1 1 1 0 0 -2 2 0 
0 1 0 0 0 0 0 0 1 0 1 
0 1 0 0 0 0 0 1 1 -1 0 
0 1 0 0 0 0 1 1 1 -2 -1 
0 1 0 0 0 1 0 0 1 1 2 
0 1 0 0 1 1 0 0 1 2 3 
1 1 0 0 0 0 0 0 2 0 2 
1 1 0 0 0 0 0 1 2 -1 1 
1 1 0 0 0 0 1 1 2 -2 0 
1 1 0 0 0 1 0 0 2 1 3 
1 1 0 0 1 1 0 0 2 2 4 
1 1 1 1 1 1 1 1 0 0 0 
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1
2
2
11
11
0 1 1 0
0 1 0 0
01 1 0 0
1 0 0
0 0 0
f
f
R
R
A
RR
RR


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 
 
 
 
 
 
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                         (21) 
 
 For V01 = - Vdc1 
 
6 2
TA A                                         (22) 
 
 For V01 = 0 
 
1
2
4
0 1 1 1
0 1 0 0
01 1 0 0
01 0 0 0
01 0 0 0
f
f
R
R
A
   
 
 
  
 
 
 
 
                         (23) 
 
Considering the same assumption made earlier that 
the dc link capacitors have the same capacitance C1 = C2 
= CT which implies Vdc1 = Vdc2 = E/2, the state space 
equation (15) can be simplified: 
 
BAxxZ                                          (24) 
 
With: 
 
/ 2
T
inv grid cmx i i V E                                        (25) 
 
1
2'
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0 1 0
0 0 0
0 0 0
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f
T
L
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C
C
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 
 
 
  
                         (26) 
 
' 0 0 0
T
gridB V                                          (27) 
 
1
2'
0
0 0
1 0 0
0 0 0
f
f
R k k
R k
A
k
k
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 
 
 
 
  
                             (28) 
 
Where k depends on the operating mode and can take 
five different values: 1. 0.5 0, -05, -1. 
For a three phase system, Vgrid is replaced 
Vgrid(cosωot), Vgrid(cosωo-2π/3) and Vgrid(cosωo+2π/3. 
similarly the Z, A and B matrices are expanded 
accordingly to three phase. 
IV.2. Output Voltage Harmonics Analysis 
Section III has proved that one cell of NPC/H-
Bridge inverter can be controlled to realize five different 
voltage level outputs. In this section the principle of 
double Fourier transform [12], is used to investigate 
how nine level voltage output with harmonic 
suppression can be realized from the model, for a double 
– edge naturally sampled PWM. As mentioned before, 
the output voltage of one five level cell is V01 = Va - Vb 
and each leg (Va, Vb) has two components (V+ and V-) 
due to the two shifted carriers. The double Fourier 
decomposition of aV
 and aV
 are: 
a
o 0 a
1
c a
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c o
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  
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   
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 
  (30) 
 
Five level obtained by taking the differential output 
between the two legs and is given by  
01( ) ( ) ( )a bV t V t V t   where V1(t) is the output of leg 1 
realized using ( ) ( ) ( )a a aV t V t V t
  
 
and V2(t) is the 
output of leg 2 realized by replacing ωo with ωo + π and 
phase displacing the carrier by minus unity. Thus five 
level output is given by: 
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Five- level inverter has a reduced harmonic content; 
equation (32) clearly illustrates that for a five level 
output the carrier harmonics are multiples of 4 and only 
odd sideband harmonics are present around the multiple 
carrier harmonics of 4. 
Similarly the output between the other two legs of the 
second NPC/H-Bridge is achieved by replacing ωo with 
ωo+ π and ωc with ωc + π/4 which gives: 
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From equation is clearly shown that carrier harmonic 
order is a multiple of four which means harmonics have 
been pushed to higher frequency without change in 
switching, this leads to a reduction in Total Harmonic 
Order as will further be verified. 
 Finally the output for a nine level is achieved 
differentiating the output voltage between the two 
NPC/H-Bridge PWM inverters and is given 
by )()()( 0201 tVtVtVan  . Equation (33) gives nine- 
level output 
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It is clearly show from equation (33) that harmonics 
have been further suppressed by pushing carrier 
harmonic order to multiples of 8. In summary, it can be 
concluded that for a generalized N - level cascaded 
NPC/H-Bridge inverter the carrier harmonic order is 
pushed up by factor of 4s where s is the number of 
cascaded NPC/H-Bridge inverter. 
V. Simulation Validation  
V.1. Simulation Modeling 
In order validate the mathematical analysis results in 
section IV and verify that a nine- level output is 
achieved by cascading two NPC/H-Bridge PWM 
inverter. A NPC/H-Bridge model was designed and 
simulated in MATLAB as shown in Fig.4; the block 
“NPC (p) and (n) represent the “positive” and 
“negative” part of the 3-level inverter. The parameters 
for simulation are as shown in table 3.  
 
 
 
     
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.4 Simulation model for a nine level NPC/H-Bridge consisting of 
four decomposed 3- level leg 
 
TABLE III  
SYSTEM COMPONENT PARAMETERS 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 5 show the control technique for “phase 
shifting PWM”. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5 Control strategy for a nine-level cascaded NPC/H-bridge 
inverter 
V.2. Simulation Results 
To clearly investigate and validate mathematical 
analysis results, the inverter model was operates under 
the condition of fm = 50 Hz, mf = 20 for a five level 
output and ma=0.9. The carrier frequency is found from 
fsw,dev= (mf/2)×(fc = 500 Hz).  Simulation was repeated 
for fc = 1000 Hz. Results in Fig. 6 and 7 clearly illustrate 
that the model results in five level voltage output whose 
harmonics appear as sidebands centered around 2mf and 
its multiples such as 4mf, 6mf. This simulation verifies 
analytical equation (32) which shows that the phase 
voltage does not contain harmonics lower than the 31st, 
but has odd order harmonics (i.e. n = ±1, ±3, ±5, etc) 
centered around h = 4, 8, 12, etc.  
 
 
 
Symbol           Parameter       
Vga       400V/50 Hz 
Lf1       0.27 mH 
C       300 µF 
Rf1       1mΩ 
Cdc       420 µF 
Vdc       410V 
Lf2,       0.27mH 
Rf2       1mΩ 
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Fig. 6 (a) Waveform and (b) Spectrum for a five level NPC/H-Bridge 
inverter phase voltage (fm= 50 Hz, fc =500 Hz, mf = 20, ma = 0.9) 
 
 
 
 
Fig. 7 (a) Waveform and (b) Spectrum for a five level NPC/H-Bridge 
inverter phase voltage (fo = 50 Hz, fc =1000 Hz, mf = 20, ma = 0.9) 
 
For nine levels, voltage output harmonics were further 
suppressed as the waveform has sidebands around 4mf 
and its multiples as shown in Figs. 8 and 9. This 
topology operates under the condition of fm = 50 Hz, mf 
= 40 and ma=0.9. The carrier frequency is found from fc 
= (mf/4)×( fm = 500 Hz). This simulation verifies 
analytical equation (33) which shows that the phase 
voltage does not contain harmonics lower than the 67th, 
but has odd order harmonics (i.e. n = ±1, ±3, ±5, etc) 
centered on h =8, 16, 32, etc.  
 
 
 
 
 
Fig. 8  (a) Waveform and (b) Spectrum for a nine- level cascaded 
NPC/H-Bridge inverter phase voltage (fm = 50 Hz, fc = 500 Hz, mf = 
40, ma = 0.9) 
 
 
 
 
Fig. 9  (a) Waveform and (b) Spectrum for a nine- level cascaded 
NPC/H-Bridge inverter phase voltage (fm = 50 Hz, fc = 1000 Hz, mf = 
40, ma = 0.9) 
 
Figure 10 shows the output grid voltage after the LCL 
filtering. It is very clear that for good smoothing there is 
no need for high values for inductor filtering and thus 
the main purpose for LCL filter is to reduce the spices 
from the grid. 
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Fig. 10 (a) Waveform and (b) Spectrum for grid voltage 
VI. Conclusions 
A novel 9- level cascaded NPC/H-Bridge inverter 
based on 3- level NPC/H-Bridge topology has been 
presented. The equation shows that the model has eight 
different operating modes which can be utilized to 
realize five level voltages per cell. A new and simplified 
control strategy for a nine- level NPC/H-Bridge PWM 
inverter has been presented with a detailed theoretical 
analysis based on double Fourier principle. It has been 
shown that by simply phase shifting the two carrier 
frequency by π/4, an inverter output with suppressed 
harmonic content is achieved. With a THD of 0.18% 
without a filter, this makes the control strategy for a 
cascaded nine level NPC/H-bridge inverter a good 
option for medium and high power application such as 
utility interface and medium drives. 
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